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Abstract: In general, sequential circuits are considered not to be 
random-testable. since a required lest sequence may grow expo-
nentially with the number of f1ipflops. and it is very unlikely that 
a certain sequence occurs at random. This problem can be solved 
by combining tWO tasks: 
I) A small pan of the f1ipflops are made directly accessible, 
for instance by a partial scan path or by a built-in self-test 
register. 
2) Weighted random patterns are applied to the modified se-
quential circuit. 
The paper describes a method to select a minimal set of flip-flops 
as mentioned in 1). Since this problem turns out to be NP-com-
plete, suboptimal solutions can be derived using some heuristics. 
Furthermore, an algorithm is presented to compute the cor-
responding weights of the patterns, which are time-dependent in 
some cases. Finally the entire approach is validated with the help 
of examples. Only 10% - 40% of the flip-nops have to be inte-
grated into a panial scan path or into a BIST-register in order to 
obtain nearly complete fault coverage by weighted random pat-
terns . 
Keywords: Random Test of Sequential Circuits, Built-In 
Self-Test. Panial Scan Path. 
Int roduction 
The random test of integrated circuits has benefi ts as far as the 
test application, the teSt pattern generation and the fault coverage 
are corn.:erned. One of the moSt time-consuming tasks in compu-
ter·aided testing is the automatic lest pattern generation (ATPG). 
Using random patterns. A TPG becomes superfluous, and a high 
fault <overage IS ensured, if weighted patterns are applied. llIere 
are efficient methods known for computing a single set of 
weights of a combinational circuit ([WuS5], [LBGGS6]. 
[Wu87b). Tn some cases, a combinational network may be resi-
stant to a conventional random test, and multiple distributions 
have to be computed (IWug8], [WAICgS/). Test patterns cor-
responding to multiple weights also provide a high coverage of 
some faults not in the original fault model, for instance, bridging 
faults and oansition faults [WaLiSS]. 
The test application is simplified, if linear fudback shift registers 
(LFSR) are used to implement a self-test strategy, originally 
proposed as BILBOs by [KOEN79). Here, the syStem registers 
(Ri) are augmentod by some additional circuitry. so that they can 
generate and evaluate test pallerns for the combinational pan of 
the circuit (SNi, figure 1). In [KrAlS51, the exhaustive test of 
pipeline-stt\lClUres using self-test registers has been proposed. 
Hence, not all registers are augmented, and the hardware over-
head is reduced. This approach will be generalized in the present 
paper; instead of pipelines we allow more general structures, and 
the exhaustive test is substituted by a pseudo-random test, with 
high fault coverllge. 
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fuw:L1;. Self-test by LFSRs. 
BILBOs generate equiprobable patterns; weighted pauerns can be 
generated during self-test using so-called GURTs (Generator of 
Unequiprobable Random Tests) [Wu87bJ. The hardware over-
head of the feedback function of BILBOs and GURTs is avoi-
ded. if a scan-path is integrated. and ifl1lJldom pattern generation 
and evaluation are done off-the-chip (fig. 2). 
The migration of the random pattern generation seems to be 
mandatory. if multiple weights are used. Random patterns cor-
responding to multiple distributions can be generated on-line by 
some low cost test-equipment as proposed in [WAICSS), 
(StrOllS]. The implementatiOfl of this test strategy requires at least 
the in tegration of a complete scan path, which costs additional 
silicon area 100 
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~ External random test by [BaMc82]. 
In this paper. we weaken this requirement. We present design 
algorithms which select a minimal number of flipflops, in order 
to make I random lest feasible for sequential circuits. These 
flipflops can be integrated either into I partial scan-path or into I 
GURT or BILBO for a seJf·test application. 
In section 2, we discuss random teSt lengths for combina tional 
and sequential circuits. A Jesull is that sequential circuits are not 
randomly tesl:l.ble in genenl. since the test lengths can grow with 
a romplexil)' of 0(2(211». where n is the number of flipflop!. 
In soetion 3, we discuss some properties of sequential networlcs. 
which ensure bounded test lengths. In section 4, we estimate 
fau lt detection probabilities oftbesc modifted sequential circuits 
based on well·known methods fa' combinalional cin::uits. MI.re-
over, optimal weights of the random panems are cornpu!ed. It 
turns out thai the best resul ts are obtained by time-dependent 
weights at the primary and pseudo-primary inputs of the sequen-
tial netwOri::. 
In section 5, we show that the lime-dependence of Ihe weights 
can be weakened eirher by a recomputation of the weights which 
implies longer tests or furthef design reslrictions. Both approa-
ches lead to self-testable sequential circuits. In section 6, we 
present algoritluns wllicll select tile scanned fli pflops auto-
matically. Final ly, we present some: resulu obtained by several 
example circwu. 
2 Random lest lenc tlls for combinalional and se-
quenlia l c ircuits 
In this section, we discuss worst--case estimations of test lengths, 
and sllow tIIat for some sequential circuits a random test is not 
feasible, even using multiple weigbu. Some: previous won. lIu 
been done in estimating the necessary test lengths of combina-
tional circuits bued on fault detection probabilities {(ShMe7S}, 
(BaS.82], [WaMc86]). leI F be • sel of combinational faults, 
and for each fault feF let Pf be iu detection probability. Let 
P(N,F) be tile probabilily to detect all faults of F by N patterns. 
H fault detection fonns completely independent events, then 
P(N,f) can be estimated by 
(I) J,,:: il(l-(l-p/) . 
... 
or course, fann ula (I) neglects relationships such as fault equi-
valence and dominance. But in [Wu88] it is shown, that for the 
acrual probability P(N,F) we have 
(2) JWlln(Jn)(l-JN)I:S: P(N,F):S: I N+lln(Jn)1 . 
For this reason, formula ( I ) is precise enough, and it will be 
used later on. The formula has twO importlnt consequences: 
Only tile few fau lts witll lowest de tectabili ty determine the 
necessary testlengtil, and the test length increases linearly as a 
reciprocaJ of the minimal fault detection probability. Hence tile 
test lengths may grow exponentially as the number of primary 
inputS of tile combinational network increase. 
We consider an AND-gate with n inputs. where eacll input is set 
to "I" with probability xe {O,I]. A s().fault has detection proba-
bility xn, and a 51-fault hu (l-x)xn-t. Hence fannula ( I) pro-
vides IN '" (1_( I_xn)N)(I_( I_(I_x)xn-t jN)n. In order to achieve a 
test confidence of IN = 0.999, assuming n ,. 32 inputs and 
equiprobable patterns witll x '" 0.5, approximately N .. 
4.48. 10 10 patterns are necessary. A larger number of random 
patterns are necessary even for the single input sequential cin:uit 
of figure 3. 
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The n-bit counter counts the 1', It tile D-input, and it is reset if 
D .. O. Thus the cin:uit CI cbed::s whether there was I "I" at the 
single data-input D, (2D -I) times.. TIle random occurence of such 
a sequence lias a probability of 2-( 2D -\) . Thh I-input circuit 
requires a test kngth similar to a 2ILinput AND. For combinatio-
nal circuits, the random test length can be reduced by optimal 
wclghts [Wu8S}, (LBGG86) , LWu87}. For instance, selting all 
input probabilities to x := 3m, we would need only 600 pat-
tems for an AND32. However, this is not I solution for the se-
quential circuit in figure 4. For this circuit tIIc:re is no better input 
probability than D = 0.5. 
A similar situation is possible for combinational networks; for 
initance, if the inputs of an AND32 and an OR32 areconnected, 
then the problem is solved by applying 600 patterns with input 
probability J( := 3m at fITS!, and liter 600 patterns with x: .. 
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~ Example C\JCUII checling \- and 0- sequences. 
Methods to compute mullip le sels of weights have been 
presented in ([Wu8Sa}, [W AIC88}, and [Wu88bJ). But for se-
quential circuits, the number of weights needed can grow ex-
ponentially. An example circuit is given in figure S. 
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~ ~uit checking an input sequence by a reference of 
an LFSR-sequence. 
If the LFSR represents a primitive polynomial, then the sO-fault 
al Y has the detection probability 2-(2ft -I) assuming equipro-
bable patterns It D. Even a small LFSR with n = 6 requires more 
than loW patterns. Since at eacll time Step, the ne«ssary value al 
Dis detennined by the pseudo-random output of the LFSR, O(2n 
-I) different weights are required, in order to reduce the test 
length significantly. 
These simple examples prove, that there is no hope for a weigh-
ted random teSt suategy applicable to all sequential cirt:uits. In 
the next section we establish some restrictions on the circuit 
structure ensuring random-pattern testability. 
3 Design require ments of ran dom -testable sequen -
tia l ci r cuits 
We assume that the sequential circuits are described at gate level, 
and that the following restrictions are fulfllled: 
• 
• 
The circuit is purely synchronous. 
Only D-flipflops are ustd. 
• Only one the following conditions holds: 
a) The D-flipflops can be augmented according 10 the 
rules of either level-sensitive or edge triggered scan-
design (LSSD, ETSD). 
b) The D-flipflops can be augmented to self-test regi -
sters, e.g. GURTs or B1LBOs. 
• For ETSD-circuits, the test signal T blocks the clock of the 
unscanned flipflops. For LSSD, shift clocks and system 
clocks must be separated 
The main work is to determine a minimal number of flipflops, 
which have to be augmentcd according to a) o r b), in order to 
ensure random panem testability. In order to do this, we have 10 
establish some formal framework: 
Definition I: Let I be the set of (pseudo) primary inputs of a cir-
cuit C. w e [O,I]xl xll, ... ,nj is a tim~-dep~nd~nt set of 
w~ights of length n, if 
a) For all (i.k) e Ixl I •.. . ,n 1 there is at most one xe 10, II with 
(x.i.k)e W 
b) 'Vie I 3ke I I •.. ,n) 3xe [0.11 (x,i,k)eW. 
(x,i,k) e W denotes that input i is set to 1 at time-step k, with 
probabiliTy x. There may be some inputs ie I at some time steps 
ke [I .... ,nl. whcre no weight x is defined. These "don't-cares" 
are used for compaction later on. We are looking for circuit 
structures. where a high fault coverage can be obtained using 
weights of short lengths. If already the deterministic test sequen-
ces of a circuit are exponentially long. then a random test will be 
even longer. Hence. some necessary and sufficient conditions 
are established 10 bound the deterministic test lengths, and it is 
shown. how these conditions also hold for a random test. 
We assume that the circuit structure is given by a formal repre-
sent3tion, which is transformed into a graph-theoretical form (fi-
gure 6). 
PeUnjliou 2; A circuit graph G :_ (V,E) is a directed graph with 
vertices V and edges Ec V2. V :_ VcuVsul is a disjoint union 
of Ve (vertices corresponding to a combinational element. VI 
(vertices corresponding to a sequential element) and inputs I. 
The outputs of gates are represented by Ve. the outputs of flip-
flops are represented by V s. and I contains both primary and 
pseudo-primary inputs. The pseudo-primary inputs correspond 
to the flipflops of the scan-path or the self-test register. We have 
(v,w) e E. if node v is the input of a component, gate or flipflop 
wi th output node w. The primary outputs are a subset O c V . 
For the eKlmple circuit of figure 7 . the circuit graph G :'" (V.E) 
'" 
consists o f nodes V :- leI. e2, e3, k l ..... ks,a) and the cor· 
responding edges. 
For a circuit graph, the direct predecessors of ve V are denoted 
by pd(v):= {we V I (w,v)e E). and the direct successors by 
sd(v):= {weV I (v.w)eE). We assume I '" {ve VI pd(v) '" 
0J. The predecessors of v are p(v) :'" {we V I there is a path 
from w to vI, and its successors are $(v) :'" {we V I there is a 
path from v to wI. Apalh w from u to v iSI sequence of vertices 
ko, ... , kn, with ko=u, kn",v and (ki.l,ki)E E for i=I,. ... n. 
where n is called the lel1gth L(w) . 
" " " 
,. 
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Example circuit and its circuit graph 
The topology of the storage elements Vs detennines the test 
length. This topology is described by the so-called S.graph. 
Definition 3: Let GCi := (VO.ECi) be a circuit graph with 
VCi := V~iu{iuIC i and O Ci c VO. itsS 'graph is defined as 
GS:= (VS,ES), where VS := OCiuVCiu'C;, and ES:= 
• 
{(v,w)e VSxVs I There is a path (ll from v to w in GCi. and 
OlfwS=lv,w)). 
Figure 1 shows the S.graph corresponding to the circuit graph of 
figure 6. 
Ei.im...L S-graph 
The presented approach is valid for a vcry general fault model. 
The OI1ly resrrictions are that no sequential behavior is induced, 
for instanCe, by stuck-open faults and that the topology of the S-
graph is not altered, for instance by shorts. The correct circuit 
and all the faulty circuits ~ then mapped onlO the same S-graph. 
Since in the faulty case all changes in the functions of the combi-
national components are admissible, we have to impose some 
resaictions on the topology of the S-graph, so that me tes t 
lengths are linearly bounded. Due to observation I below, a ne-
cessary condition is mat the S-graph contaillS /10 cyc/r:s. 
Observation I' If the S-graph of a sequential circuit contains cy-
cles, the initialization sequence of some states can increase expo-
nentially with the number of flipflops. 
A simple example of this obscrvation is a linear feedback shift 
register (LFSR) of length n, which might have an initialization 
sequence of lenglll 2ft_I. In (KuWu89] it is also observed that 
there ~ S-graphs containing a single cycle, where the length of 
initialization sequences increases quadratically. On the Other 
hand, we can prove that test sequences are linearly bounded for 
acyclic S-graphs. A test sequence of a sequential cin:uit must 
drive Ihe faulty and the fault-free circuit into states sfor s, w~ 
the responses to me same: panern are different. Hence the maxi-
mal test length is given by the maximal necessary state transition 
sequence. Using Roth's notation of time·frames. copies of the 
combinational pan of the circuit are generated. and the number 
of time steps corresponds to the length of the test sequence. 
We modify this approach. and al each time step. we only copy 
the small pan of the combinational circuit that is actually needed 
for fault deteCtion. This results in a small combinational repre-
sentation of the sequential circuit. There is a test sequeoce for Ihe 
sequential circuit if and only if. there is a test pattern for its com· 
binational representation. Hence, the computation of fault detec-
tion probabilities of sequential circuits is reduced 10 combi-
nationalones. 
In order to describe our solutions exactly, some more graph-
theoretical definitions are required. We define the numbers rf(v) 
: .. max (e(oo) I w is a palh in G with end point v! and m(v) : .. 
max( e(w) I 00 is a path in G with stan point v J. We call the ma-
ximal path length of an acyclic graph 0 its rfJllk : 
rank(O) := max(rf(v)J = maxlrb(v) J. 
VEV VEV 
Defjnition 4' Let 0:", (Y,E) be an S-graph Wilh sequential nodes 
V s. outputs a and inputs I. Its back-trace tunction P is 
P: ~(YsuI""" ~(YsuI); PCW):= U pd(w). 
w<W 
The nodes of a subsct Wlc Y have defined values at time step t. 
if the nodes WI· I := p(Wl) have defined values at time step t-I. 
and we can use this notation for state-back-tracing. pI denotes 
the application of P r limes. 
Theorem I' Let 0 :"' (V,E) be an acyclic S-graph with rank(O)", 
r. Then P (YSul) C I. 
fmcl:. By me strict decrease of the function ro. 
Corollary' Every slate is reachable within r steps. if it is reach-
able at all. 
Defini lion 5' Let OS:= (YS.ES) be an acyc lic S-graph. with rank 
r and let Oei: -o= (yCi .EO) be its circuit graph. Set 
W':= (ve yS I sd(v)r"l~ in OS). 
yl := (veYCi 13U()EW13uleO (v is member ofa path ro from 
uo to u] and (I.Y'lyS",( uo.ull)J u W' u O. 
andforO:!>t< r: 
WI := PCW,·1 ), 
'" 
yl := {ve yei I 3U()E WI 3ule WI+I (Vl'Ut is member of a path w 
from U() to U\ and (I)"WS_[ UQ,ull» ) u WI. 
The combinmioMI represenJaMn of QCi is the graph 
G:=(V,E). where 
V:= U y'x {t) 
- , , 
E:= U ((x.t),(y,I»I(x.y)e Y xV I1E)u 
"'., 
, ~+ I U [(x.t).(y.t+I»lxeY AyeW A(x.y)eE). 
OSt<. 
- ei ei Y:= U {(x.t)e YlxeY c uY s L 
, """ 
i:;{(x,l)eVlxeI) 
0:= I(o.r~o eO). 
lt should be noted. that all flipflops are mapped to combinational 
buffers. For the example circuil in figure 6 and 7. the time: fra-
mes are y2 .. (a. kS), Y ' _Ik4. k3, kl, e3, el) and VO..-(k2, kI, 
eI, e21. The result ing equivalent combinational network is 
shown in figure 8. 
oJ2 
EiJ:llr<.a; Eq."",,, ,~b'","o",1 ~,_ 
Each fault at a node v of the sequential circuit corresponds to a 
multiple fau lt at the set of nodes I (v,t) I (v.t)e V) in the combi-
national representation. 
TheQrem 2: leI 0 := (Y.E) be an acyclic cin:uit graph, with rank 
r, and let 0 :*' (V,E) be its combinational representalion. A pat· 
tem sequence «b:e {O.I ) I ie b I O:!>t:s;r;:. delects a given fault 
of a node ve Y exactly al time·step T, if and only if the corre-
sponding multiple fault in C is detected by the pattern <b: 
(i.I)e T >. 
fll:l2t. By construction and theorem !. 
Now we can state the main result of this section: 
Corolllll)'; Let G;= 0/, E) be an acyclic circuit graph, and let 11 
;= (V,E) be its combinational representation. Let )it ;= 
«Il(;.t),(i,l) I (i,t)e T> be a set of weights for e. 
For ve V let fv be a fault in G, and let fv the corresponding mul-
tiple fault in G. The probability that a random paltem com:spon-
ding to X delectS fv in 0 is equal 10 the probability that fv is de-
tecled at time·slep r by a random sequence. which is generated 
by the time-dependent set of weights X ;: {(x.i,t) I (x,(i,t»e X I. 
Since ITI ~ rill, the time-dependent set of weights is bounded as 
required. 
4 Test lene ths and time-dependent weights. 
Computing faul t·detection probabilities in combinational circuits 
is a if-complete problem, and has an exponential wont-case 
complellity. Hence, algorithms computing them ellactly are re-
slriCted to a small class of circuits. Estimating procedures may 
use sampling techniques as STAFAN [AgJB84], may compute 
bounds like the cutting algorithm IBOS83]. or there art analytical 
techniques, for instance PROTEST (Wu851 . All results reponed 
in this paper are obtained by PROTEST. which is extended in 
order to deal with combinational n:presentations ('l and multiple 
faults. 
By the last corollary, fault deteCtion at time Step r is equivalent to 
fault detection of the combinational representation. In order to 
simplify the notalion we do not consider fault detection at the 
first 0, ... ,r- I time-Steps. Every new pattern <b:e {0,1)1 ie I> at 
time t2:r provides a new pattern <b-;-r+k I (i,k}e T > for the com-
binational representation (see fig 9) 
ome steps: U 1 
Inputs: 
" 
0 1 
:~ 0 0 0 0 
s, 
-,- ,- --. 
0 1 0 
1 1 0 
0 0 1 
~ 
S3 
1 
0 
1 
a) Sequences at the sequential network. 
(eI,O) (e2,0) (el.l) (e3.I) 
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b) Corresponding patlerns for the combinational representation. 
EWIm.2;. Pattern sequences for the circuit of figure 7 and the 
corresponding test patterns for the combinational 
n:pruentation. 
We assume that the test patterns art completely independent with 
respect to both the bit position and the time step. In this case the 
corresponding patterns of the combinational representation are 
1\. 
completely independent, too. Let F be the sct of faults of the se-
quential circuil, and let F be the corresponding set of (multiple) 
faults. Final ly. let f, be the probability of detccting all faults of F 
by Nc patterns when applied to the combinational reprcsenl3tion: 
(4) es; ij(1-(I-p,)';) 
, .. 
Let Nc be the smallest integer fulfilling (4), and let Nt be the ne-
cessary number of panerns of the corresponding sequential cir-
cuil, then we have 
(5) Nc S; N, S; Nc+r, where r is the rank of the S-graph. 
Fonnula (5) holds for equiprobable panerns, and the same result 
is obtained using time-independent weights <X;E [0, I ) I iE I> for 
the sequential Circuil More effon is necessary in analyzing rime-
dependent weights. 
If W ;: «)t(;,t).(i.t)) I {i,t)e 1> is a time-dependent set of 
weights of lenglh n, and <T: ..... T!>. <T~ ..... T~> are twO subse-
quent pattern sequences corresponding to W. then there are im-
plicitly defined n-Ilink weights Lt, ... ,L". t. They correspond to 
I 1-1 t-1 2 
the n-l pattern sequc:nccs <T2" ... T n.'I> ..... <T n.11 , .... T not>. 
The link-weightS L.; are constructed by augmenting Ihe lime-de-
pendent set of weignts, such that weights are assigned to all pri-
mary inputs at every time·step. Then we do a cyclic shift of the 
weights by j time-steps. and projCCt the new set of weights 10 the 
defined inputs and time steps. This gives us the link-weight y. 
We proceed in a more formal way. by defining a complementary 
weight: 
Definition 6; Let W ::. «Il(;,I).(i.t» I (i.t)e h be a time·depen-
dent SCt of weights. A set W ;= «Il(i.I),(i,t)) I (i,t}f: 1> is called a 
complememary ser. 
Now let W be an arbitrary set of weights. complementary to W, 
and set U;,. WvW, Define Ui ;'" (x,[,h) I (x, i,k)e U " 
(h=lc+jSn v h..-j>n-k)l, and set Lj:= ({ll,i,k) e ui I (i,k.)e T). 
If we apply N,+1 pattern sequences com:sponding to W, then 
we also apply N, pattern sequences corresponding to each link-
weight Lj. For each fault fe F the detection probabilities pj(W) 
and pj(Lj). j :" I ..... n-l depend on the weights of the applied 
pattern sequences. and fonnula (4) turns into 
.-, 
O "'0 ' (6) £S _(I-(l-p,(W))' (I-p,(L;ll') 
,.f J"" 
For small detection probabilities this is estimated by 
._1 ,; 
(7) E S; Il{l- (l- (p,(W) + L P,(L;))) ). 
.. f jo' 
Hence we only have 10 add the corresponding detection probabi-
lities of all time-dependent weights we used. in order to deter-
mine the necessary test lengths. 
5 Self·testable sequential circuits 
Random patterns corresponding to both multiple sets of weights 
or lime-dependent sets of weights can easily be applied using a 
(panial) scan path and external pattern generator. But in order to 
implement a self-lest, a time-independent, single set of weights 
seems to be mandatory. Firstly in Ihis section, we discuss time-
independen.t sets of weights fOl" circuitS represented by an ubi· 
a-ary. Kycllc S-graph. Secondly, we diSCIISs design restrictions 
leading to shorter lest lengths. 
Definition 7' Let W :- «~.I).(i.t» I (i,t)E 1> be • time..oepen-
dent set of wei,htS h.vin, • length n. The compaction of W is 
the time-dependent se t o f wei,htS W' C (O.I}xb<II •...• n·" 
such that: 
.) W' has length n'; 
b) \f()I,i.II:)e W ()I, i, II: mod n'}E W'; 
c) There is no shoner set of weights fuifi lLin,') and b) 
If • pattern sequence is generated corresponding to a time-
de~ndent .. comp.cted set of weights W', then it s.atisfies the 
ongmal weIghts W, too. 
For iii;: I set n(i) :_ 1(11: I (i,lt)& 111. and h(i):_ I: )I (i,k). The 
(i,k)E T 
average set o f weightS W", :_ I(~,i) I iE I) is time-indepen-
dent, and pallerns corresponding to W", can be generated by a 
GURT during. self-test. 
W", is an Ippro)limation of the optimal set of weights, and if the 
result of an Ivenge set of weightS is not sufficient funher de-
sign restrictions are neceuary resulting in • pipeli~like stn!(;-
ture. 
Defini tion 8: Let G :. (V,E) be In lCyclic S-graph. G is cal led 
equidiSltJIIl. if fOf.lI pairs (u,v)€: V2 all paths from u to v hive 
the same length. 
The notation of equidistant graphs is • generaJil.lloon of linear 
pipelines .. A craph is equidistant, if it docs not contain any 
~yrnmetnC reconveraences. Figure 10 gives examples of equi-
distant S-ppns. 
Fjgure 10: Equidislanl S-graphs. 
Theorem 3' lei 0:- (V,E) be an equidistant, acyclic S-graph 
with a single OUtpUI o. For elch primary input iE I , there is 
exactly one time step k. Such that (i.k)E I is input of the combi-
national representation. 
fn:!at. All paths from i to 0 have me SIlJne length. 
As a consequence. I time-dcpendent set of weights W defines a 
value for I primary input only once. Hence its compaction is W 
C (0.1 )xIxl l ), which ICtually is. time-independent set. 
Ptfinilion 9: Let GCi :_ (VCi,ECi) be a circuit graph with an 
equidistant acyc lic S-graph. The combiMtwMl redl4ctum of 0 0 
is the graph G'·. (V' Ef) where v r .• V·Ciuv<\VQ V,Ci 
. ,. . s s' s 
contains me boolean substitutes of die sequential nodes V?, and 
ET is defined in the obvious way. 
In I combinational reduction the flipflops are subslitued by lines. 
In multi-output equidi5lanl S-graphs. fOl" each OE 0 we define a 
'" 
subset of inputs ~ :_ ((i.k)E T I (i,k)E p(o»). For each iE I, there 
is II moSI one It with (i,k)E lao Now we have: 
Theorr:m 4' leI G :. (V ,E) be an equidiswn , acyclic S-graph, let 
Mi 0 be an output of the cmil p-aph, and let fvE F be • target 
flUll1l node V. A lest pattern T :_ <b; I iii: I> deteCts fv II output 
o in the combinltional reduction, if and only iflhe test pattern T 
:- <t(I"') Il(i",),-IIA(i,k)1i: 10> detects the fault at output 0 in the 
combinational representlDon_ 
Proof" Left to die reader. 
Now the I?fOblem is solved: Fault deltenon is reduced 10 fault 
detection In combinational reductions. and all primary inputs are 
only needed lithe first time-step. Thus we have to compute a 
sin,le 'Nciaht al each inpul. resulting in a time-independent sel of 
weIghts. 
6 Design a lgorithms 
Up to now we have shown thltl random test is feasible for I set 
of Weights (II least multip le weights, see (Wu881), if the se· 
quential c~uit is represented by an acyclic or equidistant S-
graph. In IhlS section, we discuss how to select the flipflops for 
self-le51 registers (OURT or BaBO) or partial scan-pams. 
Definjtion 10: Let G-{V,E) be an S-graph of I sequential circuiL 
A CUI of a node VE V provides. new i"ph G'-(V,E"). where 
I) V - {Pll u(Po)uV\{v). with new Pi*Pot'V 
b) E' .. {(p;,w)l w.:5d(v)Juf (w.pg)l wepd(v)]u 
.E.\(x,y)lx_ vvy_v) 
If two nodes Ire CU I, then the resulting graph G~ is independenl 
of the order of these CUIS. Thus for each WeV we can define I 
graph by Ow-(Vw.Ew). The problem to select. minimal num-
her of scan elementS can now be stated IS fotlows: 
(fIW}.;. lei G • (V,E) be In S-graph. Find I set WeV of mini-
ma] cardinality such that Ow - (Vw,Ew) is acyclic. 
FBN is known to be NP-complete [Karp72). Ind heuristics are 
used in order to obtain Bood. suboptimal solutions. Let Zo be the 
SCI of all elementary cycles of O. For each cycle 1.E Zo, we de-
fine n(1.):- ( vs V Iv .. 1.), the set o f all nodes of 1.. Now the scan 
selection problem is divided into twO subproblems; 
i) For the S-graph O-(V,E), creale the set of all elementary 
cycles Zo. 
ii) Set H :_ U n(1.). Find a set We H of minimal cardinal i-
uZc 
ty. such Ihal Va. Zo W f""In(1.)0t0. 
8ruh subproblems are $Ilndud·problems of graph-Iheory, and 
there are well·known solutions. The implemenled Ilgorithm are 
based on methods described in IOtK075), and additional heuri-
slics are used. Alternatively we select a bounded set LO of ele-
mentary cycks to solve the hilting problem ii), and select anoeller 
bounded LO. By a very similar method we can create equidisEaIlI 
S-graphs: 
Dcfjnilioo II: Lei O- (V.E) be an acyclic graph. An asymmetric 
reconvergency between U,VE V is I set ol nodes ReV, such that 
a) There IUl: paths PI and P2 from u to v with L{P t)o<L{P2). 
b PIf""lP:Z=(U,v} 
c) R-(Pt"-"P2)\{U,v) . 
An asymmetric reconvergency R is solved, if one node of R is 
removed. If Zo denotes the set of all asymmetric reconver-
gendes instead of cycles, we have to solve subproblem iiJ in the 
same way as before. 
7 Results 
We discuss three examples: the operation unit of the signal pr0-
cessor (SP) proposed in (BlanS4J, a multiplier presented in 
(Gutb88], and a PROLOG-coprocessor (PP) [Habe87]. 
The unmodified circuits IU"e hard to !eSt, which is proven with the 
help of the program LASAR [LASAS5J. Faull coverages are li-
Sted below obtained after 3600 seconds of computing time. In. 
Iabkl:. Faull coven.ge by LASAR after Ih computing time. 
In table 3, the pen:entage of flipflops is given which have to be 
integrated into a scan-path, in order to generate a complete scan 
path (CS), equidistant S-graphs (EQ), and acyclic S-graphs 
(AC) 
" 
A 
,J~ 39:3::: ~~:~::: :!X: 
pp 20.6% 44.1% 100% 
Ia.hlt...l. Pert:entage 0( elements \0 be Integrated mto a self-test 
register 01" scan-path. 
For the gentnll approach, only 17.2% and 20.6% of the nipflops 
must be directly accessible. The multiplier (MU) has a structure 
such that genc:rating an acycl ic S·graph automatically provides an 
cquidistant S-graph, too. 
By a deterministic teSt pattern generator it is possible to identify 
faults undetectable due to redundancies. A sequemial redundancy 
exists, if a fau lt is not detectable due to unreachable states. For 
Ihis reason, the number of redundancies will increase from the 
CS-design over the EQ-design up to the AC-design. Table 4 gi-
ves the overall number of redundancies identified by the program 
SPROUT 9V ([Ku89[ [KuWuS9]) -
A 
,J~ 10 ,U::: 1; o:~% 0 ~;:' 0.11% 
pp 692 25.6% S12 18.4% 188 7.0% 
~ TOlal number of redundancies. 
Random test patterns IU"e generated. and fault coverages are mea-
sured only with respect to the remaining faults. 
AC-Designs (time-dependent weights): We assu~ an AC-De-
sign of the elLample circuils with an integrated panlal scan path. 
Random pattems are genen.ted corresponding to a time-depen-
dent set of weights as described in seclion 4. Table 5 lislS Ihe 
necessary number of patterns estimated by PROTEST using 
time-dep-c:ndent sets of weights and equiprobable pallerns se· 
uences. 
weighted 1.4.103 1.6· \04 3.3.104 
equiprobable 4. 8. 103 2.3.10 11 2.2· \06 
~ Esnmated random test lenghts (ac:ychc S·graphs). 
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The circuit SP needs no time dependent weights, whereas the 
circuit MU is not testable by a conventional random lesl. The 
patterns have been simulated., and the obtained fault coverage is 
listed in table 6. With the exception of circuit SP, the results are 
compared with equiprobable patterns. 
Using time-dependenl weighted pallems, a complete fault cove-
rage is achieved for moderate test-lengths. For the !;ircuits MU 
and PP, the fault coverage obtained by equiprobable patterns is 
not sufficienl. As already mentioned, the acyclic S-gral?h of the 
MU also is equidistant. Thus the used weights are time-Indepen-
dent and can be applied by a GURT. But for the circuit PP we 
have to determine new time independent weights -
~ ep 
allerns ~~ OJ· ~'g OJ· 
100 "2 92:8 9~:8 ;9:0 ~g:~ 200 99.7 96. 1 94.1 84.3 86.2 
300 99.S 97.0 94.1 81.4 89.8 
400 99.8 97.1 94.4 90.1 91.7 
500 99.8 97.9 94.4 91.1 92.4 
1000 99.9 98.8 95.2 95.2 95.2 
2500 100.0 99.5 95.5 91.7 9S.0 
3000 99.6 95.5 97.8 98.2 
4000 99.9 95.5 98.4 98.8 
:;000 98.5 98.9 
7000 98.9 99.1 
9000 99.2 99.3 
10\100 99.3 99.3 
1 :;000 99.1 99.3 
20\100 99.9 99.3 
2:;000 100.0 99.5 
30\100 99.5 
~ Fault coven.ge obtained by nme-dependem, weIghted. 
patterns and by equiprobable patterns. 
AC.Designs (aver(lge weights): The average weights for the cir-
cLlit PP have been computed, and the results of fault simulation 
are listed in table 1.We need a similar teSt length as before, 
which could be elLplained by the facl that no link-weights are 
necessary for lime-independent weights. 
~ Fault-coverage obtained by time-independent, 
weighted pallems. 
Up 10 now, we have derived time-independent weigh ts for all 
circui ts represented by an acyclic S-graph. Only 17.2 % through 
39.3 % of the flip-flops must be integrated into a GURT or 
BILBO, and hence this self- lest strategy requires less transistor 
overhead than the COSIS of a complete scan-path. Now we try to 
reduce the test length funher. 
EQ·Design: The circuits SP and PP have been modified in order 
to be represented hy an equidistant S-graph. The estimated test 
lengths are lisled in table 8 
~ 
weighted 3.0.102 8.3· \04 
equiprobable 2.0.103 1.6.106 
Thl!lk...& ESllmated random leSt lenghts (eqUidistant S 
graphs). 
-
Again, we have genenl.led random patterns and compared the 
fault coverages obtained by simulation of weighted and equipro-
bable patterns, Table 9 shows the resulu. 
I ~~'= 1 •.11 ~~I ~~ I a~1 ,~~ I Hm I 
a) Circuit SP 
Faull-coverage obtained by time-independent, 
weighted patterns, 
A complete fault-coverage is obtained by very moderate test 
lengths. 
C on clus ions 
Algorithms have been proposed, to integrate a small number of 
flipflops into a partial scan path'or a self-test register, but still 
ensuring random pattern testability. For the modified sequential 
circuits methods have been discussed in ordu to compute the 
necessary tesl lengths and to determine weights of the random 
patterns. Here, 3 methods with different trade-offs have been 
proposed: 
1) Time-dependent weights requiring lowest hardware-over-
head and short test lengths, but which are not suitable for a 
self-test strategy. 
2) Time-independent weights using acyclic S-graphs, which 
can be applied during self-test. 
3) T ime-independent weights using equidistant S-graphs, 
which require the shortest teSI lengths and which can be 
applied during self-test, too. This is paid by slightly more 
hardware-overhead. 
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